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Deep neural network (DNN) accelerators with improved energy and delay are desirable for meeting the
requirements of hardware targeted for IoT and edge computing systems. Convolutional neural networks
(CoNNs) belong to one of the most popular types of DNN architectures. is paper presents the design and
evaluation of an accelerator for CoNNs. e system-level architecture is based on mixed-signal, cellular neural
networks (CeNNs). Specically, we present (i) the implementation of dierent layers, including convolution,
ReLU, and pooling, in a CoNN using CeNN, (ii) modied CoNN structures with CeNN-friendly layers to
reduce computational overheads typically associated with a CoNN, (iii) a mixed-signal CeNN architecture that
performs CoNN computations in the analog and mixed signal domain, and (iv) design space exploration that
identies what CeNN-based algorithm and architectural features fare best compared to existing algorithms
and architectures when evaluated over common datasets – MNIST and CIFAR-10. Notably, the proposed
approach can lead to 8.7× improvements in energy-delay product (EDP) per digit classication for the MNIST
dataset at iso-accuracy when compared with the state-of-the-art DNN engine, while our approach could oer
4.3× improvements in EDP when compared to other network implementations for the CIFAR-10 dataset.
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1 INTRODUCTION
In the machine learning community, there is great interest in developing computational models to
solve problems related to computer vision [32], speech recognition [16], information security [25],
climate modeling [23], etc. To improve the delay and energy eciency of computational tasks related
to both inference and training, the hardware design and architecture communities are considering
how hardware can best be employed to realize algorithms/models from the machine learning
community. Approaches include application specic circuits (ASICs) to accelerate deep neural
networks (DNNs) [50, 59] and convolutional neural networks (CoNNs) [41], neural processing units
(NPUs) [18], hardware realizations of spiking neural networks [14, 28], etc.
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When considering application-specic hardware to support neural networks, it is important that
said hardware can implement networks that can be extensible to a large class of networks, and
solve a large collection of application-level problems. Deep neural networks (DNNs) represent
a class of such networks and have demonstrated their strength in applications such as playing
the game of Go [54], image and video analysis [32], target tracking [31], etc. In this paper, we
use convolutional neural network (CoNN) as a case study for DNNs due to its general prevalence.
CoNNs are computationally intensive, which could lead to high latency and energy for inference and
even higher latency/energy for training. e focus of this paper is on developing a low energy/delay
mixed-signal system based on cellular neural networks (CeNNs) for realizing CoNN.
A Cellular Nonlinear/Neural Network (CeNN) is an analog computing architecture [11] that could
be well suited for many information processing tasks. In a CeNN, identical processing units (called
cells) process analog information in a concurrent manner. Interconnection between cells is typically
local (i.e., nearest neighbor) and space-invariant. For spatio-temporal applications, CeNNs can oer
vastly superior performance and power eciency when compared to conventional von Neumann
architectures [47, 61]. Using ”CeNNs for CoNN” allows the bulk of the computation associated
with a CoNN to be performed in the analog domain. Sensed information could immediately be
processed with no analog-to-digital conversion (ADC). Also, inference-based processing tasks can
tolerate lower precision (e.g., Google’s TPU employs 8-bit integer matrix multiplies [24]) typically
associated with analog hardware, and can leverage its higher energy eciency. With this context,
we have made the following contributions in this paper.
(i) We elaborate the use of CeNN to realize computations that are typically associated with
dierent layers in a CoNN. ese layers include convolution, ReLU, and pooling. Based on the
implementations for each layer, a baseline CeNN-friendly CoNN for the MNIST problem [36] is
presented1.
(ii) We introduce an improved CoNN model for the MNIST problem to support CeNN-friendly
layers/algorithms that could ultimately improve gures of merit (FOM) such as delay, energy,
and accuracy, etc. Following the same concept, we also develop a CeNN-friendly CoNN for the
CIFAR-10 problem [33].
(iii) We present a complete, mixed-signal architecture to support CeNN-friendly CoNN designs.
Besides CeNN cells and SRAM to store weights, the architecture includes analog memory to store
intermediate feature map data, and ADC and digital circuits for the FC layer computation. e
architecture also supports ecient programming/reprogramming CeNN cells.
We have conducted detail studies of energy, delay, and accuracy per classication for the
MNIST and CIFAR-10 datasets, and compared our networks and architecture with other algo-
rithms and architectures [14, 18, 28, 41, 50, 59] that address the same problem. For the MNIST
dataset, at iso-accuracy, our results demonstrate an 8.7× improvement in energy-delay product
(EDP) when compared with a state-of-the-art accelerator. When compared with another recent
analog implementation[5], a 10.3× improvement in EDP is observed. For the CIFAR-10 dataset, a
4.3× improvement in EDP is observed when comparing with a state-of-the-art quantized approach
[18].
e rest of the paper is structured as follows. Sec. 2 gives a general discussion of CeNNs and
existing CoNN accelerators. In Sec. 3, we present the implementation of CoNN layers in CeNNs. Our
baseline network designs as well as other algorithmic changes and network topologies that might
be well-suited for our architecture are given in Sec. 4. Sec. 5 describes our proposed architecture,
including CeNN cell design, and simulations of various core architectural components. Evaluation
and benchmarking results are presented in Sec. 6. Lastly, Sec. 7 concludes the paper.
1A preliminary version of the design was presented in [19] (A.Horvath, etal .DATE, 2017).
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Fig. 1. (a) CeNN array architecture; (b) CeNN cell circuitry.
2 BACKGROUND
Here, we briey review the basic concepts of CeNN and accelerator designs for CoNN.
2.1 CeNN basics
A CeNN architecture is a spatially invariant, M × N array of identical cells (Fig. 1a) [19]. Each cell
Ci j has identical connections with adjacent cells in a predened neighborhood. ese neighborhood
cells are denoted as Nr (i, j) of radius r (i.e., a given cell communicates with other cells within
a neighborhood r ). e number of cells (m) in the neighborhood is given by the expression
m = (2r + 1)2. (r is typically 1, which suggests that each cell interacts with only its immediate
neighbors.)
A CeNN cell is comprised of one resistor, one capacitor, 2m linear voltage controlled current
sources (VCCSs), and one xed current source (Fig. 1b). A cell’s input, state, and the output of a
given cell Ci j , corresponds to the nodal voltages, ui j , xi j , and yi j respectively. VCCSs controlled
by input and output voltages of each neighbor deliver feedforward and feedback currents to a
given cell. To understand CeNN cell dynamics, we can simply assume a system of M × N ordinary
dierential equations. Each equation is simply the Kirchho’s Current Law (KCL) at the state
nodes of the corresponding cells (Eq. 1). CeNN cells also employ a non-linear sigmoid-like transfer
function at the output (see Eq. 2).
Ccell
dxi j (t)
dt
= −xi j (t)
Rcell
+
∑
Ckl ∈Nr (i, j)
ai j,klykl (t) +
∑
Ckl ∈Nr (i, j)
bi j,klukl + Z (1)
yk,l =
1
2
xk,l + 1 − 12 xk,l − 1 . (2)
Feedback and feed-forward weights from cellCkl to cellCi j are captured by the parameters ai j,kl
and bi j,kl , respectively. ai j,kl , and bi j,kl are space invariant and are denoted by two (2r +1)×(2r +1)
matrices. (If r = 1, matrices are 3 × 3.) Matrices of a and b parameters are referred to as templates –
where A and B are the feedback and feed-forward templates, respectively. Template values are the
coecients in the dierential equation, and can either be a constant to reect a linear relationship
between cells, or a non-linear function (which can be dependent on the input or state of the
corresponding neighboring cell) to reect non-linear relationship between cells. Design exibility is
further enhanced by the xed bias current Z . is provides a means to adjust total current owing
into a cell. By selecting values for A, B, and Z , CeNNs can solve a wide range of problems.
Various circuits including inverters, Gilbert multipliers, operational transconductance ampliers
(OTAs), etc can be used as VCCSs in CeNN. [22, 37]. For the work to be discussed in this paper,
we assume the OTA design from [40]. OTAs provide a large linear range for voltage to current
conversion, and can implement a wide range of transconductances that could be used for dierent
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CeNN template implementations. Furthermore, these OTAs can also be used to implement Non-
linear templates, which leads to CeNNs with richer functionality [40].
2.2 Convolutional neural network accelerators
Due to the high computational complexity of CoNNs, various hardware platforms are used to
enable the ecient processing of DNNs, including GPUs, FPGAs, ASICs, etc. Specically, there is a
growing interest in using ASICs to provide more specialized acceleration of DNN computation. A
recent review paper summarized these approaches in [56]. Both digital and/or analog circuitries
are proposed to implement these accelerators. In the digital domain, typical approaches include
using optimized dataow to eciently reduce the data movement overhead for the dense matrix
multiplication operation [8] , or implementing sparse matrix multiplication by applying pruning to
the network [17]. Recently, analog implementations have also been proposed to accelerate deep
learning processes. Work in [5] embedded a charge sharing scheme into SRAM cells to reduce the
overhead of memory accesses. Work in [53] uses a crossbar circuit with memristors to speed up
the inference of deep neural networks,
3 CENN IMPLEMENTATION OF CONN COMPUTATIONS
As pointed out earlier, CeNNs have a number of benets such as (i) ease of implementation in VLSI,
(ii) low energy due to its nature t for analog realization, (iii) Turing complete, etc. We show in
this section that all the core operations in a CoNN can be readily implemented with CeNNs. In a
CoNN, every layer typically implements a simple operation that might include: (i) convolutions, (ii)
non-linear operations (usually a rectier), (iii) pooling operations, and (iv) fully connected layers.
Below, we describe how each of these layers can map to a CeNN. A more detailed description of
the operations and how the layered network itself can be built can be found in [34][15]. We will
also discuss our network design in Sec. 4.
3.1 Convolution
Convolution layers are used to detect and extract dierent feature maps on input data as the
summation of the point-wise multiplication of the feature map and the convolutional kernel. One
map is the input image (f ), and the convolutional kernel encodes a desired feature (д) to be detected
by some operation. It is easy to see that a convolution has the highest response at positions
where the desired feature appears. e convolution operation can be dened per Eq. 3. e exact
convolutional kernels are optimized during training.
f ∗ д(i, j) =
∞∑
k,l=−∞
f (i − k, j − l)д(k, l) (3)
As can be seen from Eq. 1, with the application of the feed-forward template (denoted as bi j,kl ),
one CeNN can implement a convolutional kernel for a feature map in a straightforward manner.
en, all these feature maps aer convolutional operations need to sum up together. We will discuss
the mechanism for achieving this in Sec. 5.
Due to the sigmoid function within the CeNN equation, the output of CeNN is thresholded to
the range (-1, 1). However, in the CoNN computation, the output could be larger than 1 or less than
-1, which leads to an error in data representation. However, our initial simulation results suggest
that this error does not impact the overall classication accuracy in the networks considered in
this paper.
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3.2 Rectified Linear Units
As CoNNs are built and designed for recognition purposes and classication tasks, non-linear oper-
ations are required. Perhaps the most commonly used non-linearity in deep learning architectures
[12] is the rectied linear unit (ReLU) that per Eq. 4, thresholds every value below zero.
R(x) =
{
0, i f x ≤ 0
x , i f x > 0
}
(4)
In a CeNN, the ReLU operation can be implemented using a non-linear template. In CeNN
theory, nonlinear templates are usually noted as Dˆ templates in parallel with A templates and
B templates. To realize the required non-linear computation here, one can dene an additional
template implementing the non-linear function of the ReLU operation: Dˆ(xi, j ) = max(0,xi, j ). is
function sets all negative values to zero and leaves the positive values unchanged, hence it directly
implements Eq. 4. at said, (i) while non-linear templates are well established in the theory of
CeNNs, (ii) the application of a non-linear function has obvious computational utility, and (iii)
non-linear templates can be easily simulated, in practice, non-linear operations are much more
dicult to realize. While existing hardware considers non-linear template implementations [40], it
may still not exactly mimic the behavior of non-linear templates. (We will discuss this in more
detail in Sec. 3.4.)
Alternatively, as the CeNN-UM is Turing complete, all non-linear templates can be implemented
as a series of linear templates together with the implicit CeNN non-linearity (i.e. sigmoid output,
see Eq. 2) [52]. is implicit CeNN non-linearity is widely implemented in real devices such as the
ACE16k chip [51] or the SPS 02 Smart Photosensor from Toshiba [1]. In the CoNN case, the ReLU
operation can be rewrien as a series of linear operations (with the implicit CeNN non-linearity)
by applying templates below.
First, one can execute the feed-forward template given by Eq. 5, which simply decreases all
values by 1. Because the standard CeNN non-linearity thresholds all values in a CeNN array below
−1, aer this shi all values between −1 and 0 are simply set to −1.
B1 =

0 0 0
0 1 0
0 0 0
 ,Z = −1 (5)
Next, one can shi the values back, (i.e., increase them by 1) by applying the template operation in
Eq. 6:
B2 =

0 0 0
0 1 0
0 0 0
 ,Z = 1 (6)
As the non-linearity thresholds a given value, these two linear operations implement the required
ReLU operator, i.e., leaving all positive values unchanged, and thresholds all values below 0.
3.3 Pooling
Pooling operations are employed to decrease the amount of information ow between consecutive
layers in a deep neural network to compensate for the eects of small translations. Two pooling
approaches are widely used in CoNN – max pooling and average pooling. Here, we discuss the
implementations of both pooling approaches using CeNN.
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3.3.1 Max pooling. A max pooling operation selects the maximum element in a region around
every value per Eq. 7:
P(i, j) = maxk,l ∈S f (i − k, j − l) (7)
Similar to ReLU, max pooling is also a non-linear function. As before, functionality associated with
max pooling can also be realized with a sequence of linear operations. We use a pooling operation
with a 3×3 receptive eld as an example to illustrate the process. e idea here is to compare the
intensity of each pixel in the image with all its neighbors in succession (with a radius of 1 in the
3×3 case). We use xi, j to represent the intensity for pixel (i, j). For each comparison, if the intensity
of its neighbor pixel (dened as xk,l ) is larger than xi, j , we use xk,l to replace xi, j in the location
(i, j), otherwise xi, j remains unchanged. By making comparisons with all neighboring pixels, the
value of xi, j can be set to the magnitude of all of its neighbors.
We developed a sequence of CeNN templates to realize the comparison between xi, j and all its
neighboring pixels, xk,l . en, by simply rotating the templates, we can easily compare xi, j to
other neighbor pixels. Downsampling could be performed aerwards to extract the maximum
value within a certain range if needed. e detailed CeNN operations to realize the comparison can
be broken down into 4 steps, and are summarized as follows. (i) Apply the linear DIFF template
shown in Eq. 8:
B1 =

0 0.5 0
0 −0.5 0
0 0 0
 ,Z = −1 (8)
e output aer applying this template is y = −0.5xi, j + 0.5xk,l − 1. Aer applying the sigmoid
function, y = −1 if xi, j ≥ xk,l , otherwise y remains unchanged. (ii) Apply the linear INC template
in Eq. 9 to shi the pixel intensity up. Aer this operation, y becomes 0 if xi, j ≥ xk,l , otherwise
y = −0.5xi, j + 0.5xk,l .
B2 =

0 0 0
0 1 0
0 0 0
 ,Z = 1 (9)
(iii) Apply the CeNN MULT template to multiply y by 2. us, y = 0 if xi, j ≥ xk,l , otherwise
y = −xi, j +xk,l . (iv) Add xi, j to y to obtain the maximum between xk,l and xi, j , and use it to update
the intensity in the location (i, j).
3.3.2 Average pooling. Per Sec. 3.3.1, a max pooling operation with linear CeNN templates
requires up to 16 computational steps. (Each comparison requires 4 steps, while the pixel needs to
compare with (at least) its neighboring 4 pixels.) at said, average pooling can be used in lieu
of max pooling, and may have only a nominal impact on the classication accuracy in certain
scenarios [6]. Average pooling operations can be easily realized with CeNNs – in fact, only one
template operation is required. To perform an average pooling operation in 2 × 2 or 3 × 3 grids,
one can simply employ the B templates in Eq. 10 (Z = 0).
B2x2 =

1/4 1/4 0
1/4 1/4 0
0 0 0
 , B3x3 =

1/9 1/9 1/9
1/9 1/9 1/9
1/9 1/9 1/9
 (10)
3.4 Non-linear template operations
While CeNN templates typically suggest linear relationships between cells, non-linear relationships
are also possible and can be highly benecial. (As noted earlier, while non-linear template operations
are well-supported by CeNN theory, in hardware realizations, linear operations are more common
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owing to the complexity of the circuitry required for non-linear steps.) at said, we also consider
what impact non-linear template operations may ultimately have on application-level FOM.
We consider non-linear implementations of ReLU and pooling per [40]. e non-linear OTA
based I-V characteristic shown in [40] can directly mimic the ReLU function discussed in Sec. 3.2.
e pooling operation can also be implemented by the non-linear, GLOBMAX template, which can
be found in the standard CeNN template library[2]. e GLOBMAX operation selects the maximum
value in the neighborhood of a cell in a CeNN array and propagates it through the array. By seing
the execution time of the template accordingly, one can easily set how far the maximum values can
propagate/which regions the maximum values can ll. Here, the non-linear templates can also be
implemented by using the Dˆ type non-linear function as given in Eq. 11.
Dˆ(xi, j ) =
{− 18x , if x ≤ 0
0, if x > 0
}
(11)
3.5 Fully-Connected Layers
e operations described above are used in local feature extractors and can extract complex feature
maps from a given input image. However, to accomplish classication, one must convert said
feature maps into a scalar index value associated with the selected class. While various machine
learning algorithms (e.g., SVMs) can be used for this, a common approach is to employ a fully
connected (FC) layer and associated neurons. e FC layer considers information globally and
unies local features from the lower layers. It can be dened as a pixel-wise dot product between a
weight map and the feature map. is product can be used as a classication result, which captures
how strongly the data belongs to a class and the product is calculated for every class independently.
e index of the largest classication result can be selected and associated with the input data.
CeNNs can be readily used to implement the dot product function in the FC layer. However, if
for large feature maps and weight maps, i.e., the point-wise calculation for vector length over 9.
CeNN would require large r ′s , hence cannot eciently implement such FC layers. To overcome
this challenge, one can leverage a digital processor (e.g., per [43]) to perform the FC layer function.
-+
4 CENN-BASED CONNS FOR TWO CASE STUDIES
As mentioned in the previous section, (a) CeNNs could operate in the analog domain – which could
result in lower power consumption/improved energy eciency [29], and (b) CeNNs are Turing
complete [10] and could provide a richer library of functionality than which is typically associated
with CoNNs. In this section, we consider how the topographic, highly parallel CeNN architecture
can eciently implement deep-learning operations/CoNNs.
CeNNs are typically comprised of a single layer of processing elements (PEs). us, while most
CeNN hardware implementations lack the layered structure of CoNNs, by using local memory and
CeNN reprogramming (commonly available on every realized CeNN chip [51] as will be discussed),
a cascade of said operations can be realized by re-using the result of each previous processing layer
[10]. One could also simply use multiple CeNNs to compute dierent feature maps in each layer
in parallel. ese CeNNs need to communicate with each other, e.g., in order to sum values for
dierent feature maps. Below, we show how the layered CoNNs can be realized with layers of
CeNNs through two case studies: (i) MNIST, (ii) CIFAR-10.
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Fig. 2. CeNN-friendly CoNN for the MNIST problem – design 1.
4.1 CeNN-based CoNNs for MNIST
Using the building blocks described above, we have developed several CeNN-friendly structures
for the MNIST problem. In the MNIST handwrien digit classication task [35], a system must
analyze and classify what digit (0-9) is represented by a 28 × 28 pixel gray scale image. ere are
60,000 images in the training set, and 10,000 images in the test set.
To develop the CeNN-friendly CoNN, we leverage the following two observations. First, all
computational kernels are best to be restricted to a CeNN friendly size of 3 × 3. In some sense, this
could be viewed as a ”departure” from larger kernel sizes (e.g., 7 × 7 or larger) that may be common
in CoNNs. It should be noted that larger kernels are acceptable according to the CeNN theory (i.e.,
per Sec. 2, a neighborhood’s radius r could easily be larger than 1). However, due to increased
connectivity requirements, said kernels are infrequently realized in hardware. at said, the 3 × 3
kernel size is not necessarily a restriction. Recent works [55] suggests that larger kernels can be
estimated by using a series of 3 × 3 kernels with fewer parameters. Again, this maps well to CeNN
hardware. Second, per the discussion in Sec. 3, all template operations for the convolution, ReLU,
and pooling steps are feed-forward (B) templates. e feedback template (A) is not used in any of
the feature extracting operations (i.e., per Eq. 1, all values would simply be 0).
During network development, we use TensorFlow to train the network with full precision to
obtain accuracy data. We use stochastic gradient descent for training, with the initial learning rate
set to 10−2. We have also implemented a more versatile/adjustable training framework in MATLAB.
e MATLAB based simulator extracts weights from the trained model (from TensorFlow), and
performs inference in conjunction with CeNN operations at the precision that is equivalent to
actual hardware. Our network learns the parameters of the B-type templates for the convolution
kernels. (Per Sec. 3, the B-template values for the ReLU and pooling layers are xed.)
Following the observations and process described above, we develop a layered, CeNN-friendly
network to solve the MNIST problem. e network topology is shown in Fig. 2. e network
contains two convolution layers, and each layer contains 4 feature maps. ere is also an FC layer
that follows the two convolution layers to obtain the classication results. e baseline network is
designed using maximum pooling and linear templates to potentially maximize the classication
accuracy. However, we also study the network accuracy for average pooling and alternatives
based on non-linear templates, to evaluate tradeos in terms of accuracy, delay, energy, etc. to be
discussed.
e accuracy for dierent design options for the network are summarized in the second column
in Table 1. From the table, we can see that max pooling generally leads to beer accuracy than
average pooling. e non-linear template implementation is also less accurate than the linear imple-
mentation for max pooling. is is mainly because the GLOBALMAX template is an approximation
for the max pooling, and it is not as accurate as the linear template approach.
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Fig. 3. CeNN-friendly CoNN for the MNIST problem – design 2.
4.2 Eliminating FC layers
One of the potential challenges of a network with a fully-connected layer shown in Fig. 2 is the
need to convert analog CeNN data into a digital representation to perform computations associated
with an FC layer since an FC layer is not CeNN friendly (see Sec. 3.5). To reduce the impact of
analog-to-digital conversion and associated FC layer computation, we have designed an alternative
network for MNIST digit classication to perform computations associated with an FC layer.
In this alternative network (Fig. 3), the weights (and image sizes) associated with the last layer
of the network are reduced to CeNN-friendly, 3 × 3 kernels. Changes include modications to the
pooling layer. In the network in Fig. 2, max pooling is achieved by propagating the maximum pixel
value to all neighbors within a certain region specied by the network design. However, the sizes
of these feature maps do not change. For the network in Fig. 3, the maximum value is propagated
within a 2 × 2 grid to form a group, and only one maximum pixel value in each group is extracted
to be processed in the next stage of the network. us, the network size is reduced by a factor
of two with each pooling layer. For the implementation of downsampling through max pooling,
aer a pooling operation is completed, for each a 2 × 2 grid within a feature map, only one pixel is
required to write to an analog memory array for the next stage processing. In the network in Fig.
3, three pooling layers are required to properly downsize an image and obtain reasonable accuracy.
e nal computational steps associated with this alternative network are readily amenable for
CeNN hardware implementations. However, both the image size and the kernel size are reduced to
3 × 3.
Potential overheads associated with FC layer computations are reduced as only the nal results
(10 probability values corresponding to the number of image classes) must be sent to any digital logic
and/or CPU (in lieu of the 16,000 signals associated with the network in Fig. 2). Downsampling may
also impact classication energy, as smaller subsets of the CeNN array can be used for computations
associated with successive layers in the network. Again, we evaluate the accuracy of this proposed
approach by using average pooling, nonlinear templates, etc. e results are shown in the third
column in Table 1. In general, these accuracy numbers are still close to the baseline design discussed
in Sec. 4.1.
In general, this strategy should be applicable to any network, regardless of its depth, width and
the kernel sizes employed. By properly downsampling the feature map in the relevant layer (i.e., to
reduce the feature map size by 1/2 or 1/3 when needed), we can eventually obtain a 3x3 feature
map in the last layer of a given network.
Table 1. Classification accuracy for dierent CoNN designs for the MNIST problem
Approach Network in Fig. 2 Network in Fig. 3
Baseline 98.1% 97.8%
Average pooling 97.5% 96.7%
Nonlinear templates 93.1% 91.5%
ACM Journal on Emerging Technologies in Computing Systems, Vol. 1, No. 1, Article 1. Publication date: January 2016.
1:10 Q. Lou et al.
Input Image
Convolution, ReLU
activation and pooling Layer
Convolution & ReLU
activation Layer
Convolution, ReLU
activation and pooling Layer
3
3
3
3
3
3
3
3 3
3
32
32
30
30
28
28 26
26 22
22
32x32 input
32x32 input
30x30 output
30x30 input
28x28 output
28x28 input
26x26 output
26x26 input
24x24 output
3
3
24
Convolution, ReLU
activation pooling Layer
Convolution & ReLU
activation Layer
24x24 input
22x22 output
Convolution Layer
22x22 input
1x1 output
24
Fig. 4. CeNN-friendly CoNN for CIFAR-10 problem.
4.3 CeNN-based CoNNs for CIFAR-10
e networks proposed in Sec. 4.1 and Sec. 4.2 for MNIST are relatively simple compared with
state-of-the-art networks. Typically, to solve more complex problem, larger networks with more
layers/feature maps are required. In this subsection, we discuss our design for larger CeNN-friendly
CoNNs.
As a case study, we use CIFAR-10 as the dataset, which consists of 50,000 images in the training
set, 10,000 images in the validation set and 10,000 images in the test set. ese images are all color
images with RGB channel. ere are 10 classes with dierent objects (e.g., airplane, automobile,
bird, etc.) within the dataset. Each image belongs to one class, with a size of 32 × 32. During the
inference stage, the network must predict which class the image belongs to.
We use modied AlexNet [32] network to solve the CIFAR-10 problem. AlexNet is originally used
to solve ImageNet [13], which is a more complex problem. us, we expect our modication still
leads to reasonable accuracy for CIFAR-10. We perform our modications on AlexNet to (i) enable
the modied network to solve the CIFAR-10 problem, and (ii) make the network CeNN-friendly.
Specically, our main modications are summarized as follows: (i) For all convolution layers in
AlexNet, the kernel sizes are changed to 3 × 3 so that it is readily amendable to CeNNs with the
same template size. (ii) We remove the FC layer in the AlexNet since it is not CeNN-friendly, and
use a convolution layer with 10 outputs as the last layer, to obtain the classication probabilities.
(iii) Downsampling in the pooling layer is not used in the modied network in order to retain
reasonable model size. e network architecture is shown in Fig. 4.
We use the network in Fig. 4 as a baseline, and explore the design space by (1) changing the
number of feature maps in each layer, (2) using the downsampling approach mentioned in Sec. 4.2.
In the baseline, the feature maps for the rst 5 convolution layers are the same as AlexNet
(C96-C256-C384-C384-C256). We also considered feature map sizes of C64-C128-C256-C256-C128
and C64-C128-C128-C128-C64. We use the Adam algorithm [30] to train the network, with learning
rate set to 10−4. e accuracy data for dierent design options are summarized in Table 2. e
accuracies only drop for 1.6% and 2.17% with the decrease of the network size. erefore, we also
consider these two networks in the benchmarking eorts discussed in Sec. 6.
We also use the approach mentioned in Sec. 4.2 to resize the feature maps of selective layers,
to make the size of each feature map in last layer 3×3. e feature maps of the ve layers in the
CeNN-friendly AlexNet become 32x32–¿16x16–¿8x8–¿4x4–¿3x3, which makes the last FC layer
CeNN-friendly. e accuracy of the network with this downsampling strategy reaches 80.5%. Since
this approach does not give as good accuracy as these approaches that change the size of feature
map discussed above, we do not include it in the benchmarking eort discussed in Sec. 6.
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5 CENN ARCHITECTURES
In this section, we introduce our CeNN-based architecture for realizing CeNN-friendly CoNNs.
Our architecture is general and programmable for any CoNN that contains convolution, ReLU and
pooling layers. Meanwhile, by changing the congurations (e.g., SRAM size, number of OTAs)
and parameters of the circuits (e.g., bias current), our CeNN architecture design could be used to
satisfy dierent precision requirements for the network. us, we can explore tradeos between
accuracy, delay and energy eciency within the same network. We rst present our CoNN-based
architecture in Sec. 5.1. We then describe each component in the architecture, i.e., CeNN cells in
Sec. 5.2, analog memories in Sec. 5.3, and SRAM in Sec. 5.4. We also highlight the dataow for
the CoNN network computation using CeNN architecture. In Sec. 5.5, we discuss the need for
ADCs and digital circuitry to support computations in an FC layer (i.e., to support networks as
discussed in Sec. 4.1). Finally, we discuss the programming mechanism for the CeNN templates of
the architecture. roughout we also highlight dierences between CeNN cell designs presented
here as compared to previous work (e.g., [19]).
5.1 Architecture
Our CeNN architecture for (Fig. 5) CoNN computation consists of multiple CeNN arrays (boxes
labeled by CeNN array i). ese arrays are the key components for implementing convolution,
ReLU and pooling operations in a CoNN. Within each array, there are multiple cells per Sec. 2.1.
e array size can usually accommodate all the image pixels to enable parallel processing of a
whole image (extra cells will be power gated to save power). For large images, time multiplexing
is used to sequentially process part of the image. e connections between these cells follow the
typical CeNN array design as described in Sec. 2.1. An SRAM array (the rectangle at the boom
of Fig. 5) is used to store the templates needed for the CeNN computation. How to congure the
CeNN templates with the SRAM data is discussed in Sec. 5.4. An analog memory array (boxes
labeled by MEM) is embedded into each CeNN cell. e analog memory array is used to store
intermediate results for the CeNN computation. Each CeNN array is associated with an ADC. e
output of the ADC connects to the host processor or a digital logic, which supports computations
for FC layers.
Each CeNN array performs computations associated with one feature map at one time. us, N
feature maps could perform computations simultaneously with N CeNN arrays. Generally in a
state-of-the-art CoNN design, there may be hundreds of feature maps. However, it is not possible
to accommodate hundreds of CeNNs in a chip due to area and power restrictions. erefore,
these CeNNs need to be time multiplexed to compute dierent feature maps in one layer, and the
intermediate data needs to be stored in the associated analog memory for processing in the next
layer. us, the number of CeNN arrays should be chosen to balance the power/area of the chip
and the degree of parallel computation of feature maps (FMs) in any given layer.
We use a convolution layer as an example to illustrate how the computation is performed since
it is typically the most time/energy consuming layer in state-of-the-art CoNN designs. We assume
layer Ll is a convolution layer, and the layer has Cl−1 feature maps as inputs and Cl feature maps
as outputs. We assume the number of CeNN arrays is N . For each output feature map FM(l , i) in
layer Ll , the computation required is shown in Eq. 12. Namely, each feature map j (j from 1 toCl−1)
in layer Ll−1 must convolve with a kernel K(l , j, i), and the sum of the convolution results need to
Table 2. Classification accuracy for dierent CoNN designs for the CIFAR-10 problem
Approach CeNN-friendly AlexNet CeNN-friendly AlexNet CeNN-friendly AlexNet
C96-C256-C384-C384-C256 C64-C128-C256-C256-C128 C64-C128-C128-C128-C64
Accuracy 84.5% 82.9% 81.8%
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be computed. at is,
FM(l , i) =
Cl−1∑
j=1
K(l , j, i) ∗ FM(l − 1, j) (12)
e computation in Eq. 12 needs to be repeated Cl times to obtain the results for all the feature
maps in Layer l .
To compute feature map FM(l , i), we rst perform convolution operations on N feature maps
in layer l − 1 from FM(l − 1, 1) to FM(l − 1,N ), to obtain FM (1)temp to FM (N )temp (i.e., FM (N )temp =
K(l ,N , i) ∗ FM(l − 1,N )). en we perform FM (1)pSum =
∑N
i=1 FM
(i)
temp by leveraging the connections
among these CeNNs. e intermediate results FM (1)pSum are stored in the analog memories associated
with the CeNN array 1. Similarly, the convolution operation on another N feature maps in layer
l − 1 (FM(l − 1,N + 1) to FM(l − 1, 2N )) are performed. Again, we compute FM (2)pSum and store it in
the analog memories associated with CeNN array 2. We repeat the above process until all the input
feature maps convolved with a convolution kernel, and their partial sums (from FM (1)pSum to FM
(M )
pSum ,
where M = Cl/N ) are all stored in the analog memories associated with CeNN1 to CeNNM . If the
number of CeNNs, N , is less than M , one CeNN would store more than one feature maps. en, we
sum these partial sums up to obtain the feature map i in layer Ll (i.e., FM(l , i) = ∑Mq=1 FM (q)pSum).
Again, the above process is repeated Cl times to obtain all feature maps in layer Ll . e detailed
algorithm is shown in Algorithm 1. Other type of CoNN layer computations are also summarized
in the Algorithm 1. By iteratively using the CeNN architecture, we realize dierent functionalities.
e relation between the processing time and number of CeNNs for a convolutional layer l can be
calculated as in Eq. 13.
t =
l=L∑
l=1
[(ClCl−1
N − 1 +
ClCl−1
N
)(tCeNN + tproд) + ClCl−12(N − 1)tMEM−r ead +
ClCl−1
2(N − 1)tMEM−write ] (13)
Here, tCeNN refers to the seling time of an CeNN array, and tMEM−r ead and tMEM−write are
the analog memory read and write time, respectively. tproд refers to the reprogramming time of
CeNN (i.e., loading new templates).
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In our architecture, the reprogramming or reconguration overhead mainly includes reading the
bit cells from the SRAM block, and using these outputs to control the switches that power gate
OTAs to realize dierent weight values. e overhead of reading bit cell from the SRAM block
dominates. e delay and energy of reading data from the SRAM is accounted for in the evaluation
section.
Algorithm 1 CoNN layer computation with CeNN
1: procedure CeNNforCoNN(K , FM(l − 1, j),∀j ∈ {0, 1, ...,Cl−1 − 1}), Ll )
2: . K are template values in the layer, FM(l − 1, j), (∀j ∈ {0, 1, ...,Cl−1 − 1}) are feature maps
from the last layer, Ll is the type of layer l
3: if layer Ll = CONV then . perform computations in convolution layers
4: for i=0 to Cl − 1 do . compute each feature map FM(l , i) in layer Ll
5: for q=0 to Cl−1N − 1 do . compute convolution on all feature maps in layer Ll−1
6: for j=0 to N − 1 do
7: . multiplications processed in parallel, summations processed in series
8: FM (q)pSum =
∑N
j=1 K(l ,q ∗ N + j, i) ∗ FM(l − 1,q ∗ N + j))
9: end for
10: end for
11: FM(l , i) = ∑Cl−1j=1 FM (q)pSum
12: end for
13: end if
14: if layer Ll = ReLU then . compute ReLU on all feature maps
15: for q=0 to Cl−1N − 1 do
16: for j=0 to N − 1 do
17: . N FMs are processed in parallel, steps in ReLU are performed in series
18: Intermediate(i + q ∗ N ) = K(SHIFTLOW ) ∗ FM(l − 1, j + q ∗ N )
19: FM(l , j + q ∗ N ) = K(SHIFTBACK) ∗ Intermediate(i + q ∗ N )
20: end for
21: end for
22: end if
23: if layer Ll = Pooling then . compute pooling on all feature maps
24: for q=0 to Cl−1N − 1 do
25: for j=0 to N − 1 do
26: for p=0 to 3 do . for each neighbor of the current pixel (see Sec. 3.3)
27: DIFF (p) = K(DIFF (p)) ∗ FM(l − 1, j)
28: Increase(p) = K(INC) ∗ DIFF (p)
29: Mult(p) = K(MULT ) ∗ Increase(p)
30: FM(l , j) = FM(l − 1, j) +Mult(p)
31: end for
32: end for
33: end for
34: end if
35: end procedure
e templates of each CeNN can be programmed to implement dierent kernels in a given
CoNN. Before each CeNN operation, all the OTAs must be recongured to implement dierent
templates. ese templates are read from the SRAM block, where all template values are stored.
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e bitline outputs of the SRAM are connected to the switches of the OTAs. Aer conguration,
CeNN operations are performed. Below, we discuss the key blocks in the CeNN architecture.
5.2 CeNN Cells design
CeNN arrays are the core computational elements in our architecture. e CeNN template values
for dierent layers are determined during the network design phase. For convolutional layers, the
templates are the same as weights, which are trained by deep neural network frameworks. e
templates for ReLU and pooling are discussed in Sec. 3, and they are independent of the specic
problem instance. ese template values are read from the SRAM to congure the VCCSs in the
CeNN cells. Note that all the cells in an array share the same template values. However, dierent
CeNN arrays may employ the same templates (i.e., for ReLU and pooling layers), or employ dierent
templates (i.e., for convolution layers).
Many prior works have focused on CeNNs implemented by analog circuits using CMOS transis-
tors. Per Sec. 2, a widely used implementation is based on OTAs [9]. Here, an OTA is built with
two-stage operational ampliers [40]. We use N OTAs with quantized дm values (i.e., дm0, 2дm0, …,
2N−1дm0) to realize N-bit templates (i.e., weights). e дm0’s values are set according to the power
requirement since дm ’s values are proportional to the bias current. Each OTA is connected to a
switch for power gating. By power gating dierent combinations of these OTAs (as shown in Fig.
6), dierent template values can be realized.
e cell resistance (Rcell in Fig. 1) here is set as 1/дm (дm = 2Nдm0) such that the cell voltage x
seles to the desired output to achieve correct CoNN functionality. e cell capacitance (Ccell in Fig.
1) is the summation of the output capacitance of nearby OTAs. e delay and energy estimation of
a CeNN cell in this paper is dierent from that in [19] in that: (1) 32 nm technology is used for
the hardware design, (2) the д′ms of the OTAs are larger for faster processing while still satisfying
a given power requirement, and (3) the cell resistance Rcell in [19] is assumed to be the absolute
value of the sum of д′ms , which leads to much larger seling times. erefore, the work in [19] is a
conservative estimation and overestimates the delay and the energy.
5.3 Analog memory design
In order to support operations that may require multiple (analog) steps associated with dierent
CeNN templates, each CeNN cell is augmented by an embedded analog memory array [7] (see
Fig. 5). For the CeNN based convolution computation described in Sec. 5.1, analog memory is
used to store the intermediate result aer each step. For a convolution layer, all the intermediate
results described in Algorithm 1 need to be stored in the analog memory. e design of the analog
memory and the op amp are from [7]. Specically, the analog memory array is implemented by
a write transistor (Tw ) and read transistor (Tr ) to enable write and read. An additional op amp is
used to hold the state of the capacitors shown in Fig. 5b. Multiple pass transistors and capacitors
Cmem are used to store data. Each capacitor Cmem and pass transistor forms a memory cell (as
a charge storage capacitor) within the analog memory array that could store one state value of
a CeNN cell (i.e., data correspond to one pixel). e number of capacitors (Cmem) within one
analog memory array depends on the data needed to store in the memory. e gates of the pass
transistors are connected to a MUX. us,Vs1 toVsx shown in Fig. 5b are controlled by the MUX to
determine which capacitor memory needs to be wrien/read. If the analog signal needs to write to
the memory, transistor Tw is on, and one of the pass transistors is selected by the MUX. e data is
wrien to the corresponding capacitor Cmem . For a read, transistor Tr is on, and one of the pass
transistors is selected by MUX. As each analog memory array is dedicated to one CeNN cell, CeNN
cells can access these memory arrays in parallel.
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5.4 SRAM
An SRAM array is used to store all the template values required for CeNNs to realize a CoNN.
While the SRAM itself is a standard design, we still need to carefully select the number of bitlines
within one word line due to power and performance constraints. One design choice may have one
word containing all the template values for one CeNN array. For one template operation, 10Nb bits
are needed for Nb -bit precision weight (including 9 template values and a bias). For this option,
if N CeNN arrays have distinct sets of templates (i.e., in the convolution layer), N accesses will
be required. However, if N CeNN arrays have the same templates (i.e., in the ReLU and pooling
layers), only 1 access is required. To reduce the number of accesses, two or more 10Nb -bit words
may be accessed in one cycle by either using more read ports or longer SRAM words. Aer SRAM
cell data are read, they are used to control how an OTA is power gated, which in turn realizes
dierent weight values.
5.5 ADC and hardware for FC layers
Each CeNN is connected to an ADC to convert analog data to a digital representation whenever
necessary, e.g., for FC layer computations (i.e., the last layer in Fig. 2 computation). FC layers
typically require computing the dot product of two large vectors. Such operations are not well-
suited for CeNNs with limited kernel size. Hence, either a CPU, GPU, or other hardware should
be employed. In the benchmarking eorts to be discussed in Sec. 6, combinations of digital
adders, multipliers, and registers (i.e., ASICs) are used. For simplicity, ripple carry adders and array
multipliers are employed in our simulations. Both inputs and weights are Nb bits (where Nb refers
the to the precision of CeNN). We also assume that the weights for the FC layer are stored in SRAM.
e result of the multiplication is 2Nb bits, while an additional Nb bits are used to store the nal
results of this layer to avoid overow. us, there are 3Nb bits at the output. at said, alternative
network designs as shown in Sec. 4.2 can eliminate this layer.
6 EVALUATION
We now evaluate the architectures, networks, and algorithms described above to determine (i)
whether or not CeNN-friendly CoNNs are competitive with respect to existing architectures and
algorithms that address the same dataset and (ii) if so, what elements of the CeNN design space
lead to superior application-level FOM (e.g., energy and delay per classication, and accuracy).
While our CeNN architecture can be applied to dierent datasets, we specically compare our
approach to other eorts in the context of the MNIST and CIFAR-10 dataset given the wealth of
comparison points available.
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6.1 Simulation setup
Components of the CeNN-based architecture are evaluated via SPICE simulation using the Arizona
State University Predictive Technology Model (ASU PTM) for high-performance MOSFET devices
at the 32 nm technology node [65]. We use CACTI 7 [3] to estimate the delay and energy needed for
SRAM accesses with the same technology node. e size of SRAM is set as 16 KB to retain reasonable
access time/energy, while also accommodating all templates for the proposed networks. e SRAM
can be scaled if necessary, to accommodate all the weights in larger networks. In our SRAM design,
each wordline contains 10N bitlines, so that all weights needed for one CeNN operation can be
read from SRAM only once. e analog memory is also scaled to the same technology node.
ough the architecture itself can realize any number of bits, we assume 4-bit and 8-bit precision
in our evaluation. 4-bit results help to inform the energy eciency of our design with reasonable
application-level classication accuracy, while 8-bit designs generally do not sacrice accuracy
when compared with 32-bit oating point representation. We use 4 CeNNs that correspond to 4
feature maps in the networks described in Sec. 4 for evaluation. However, the number of CeNNs
could be changed as a tradeo between processing time and area/power, as discussed in Algorithm
1 in Sec. 5.1. We take the trained model from TensorFlow, and perform inference computations in a
MATLAB based infrastructure with both feature maps and weights quantized to 4 bits or 8 bits to
predict accuracy.
e supply voltage is set to 1 V, and the ratio of the current mirrors in the OTAs is set to 2, to
save power in the rst stage of OTA. For dierent precision requirements, the same OTA schematic
is used with dierent transistor sizes and bias currents. e multiple OTA design in Sec. 5.2 could
be used to represent dierent number of bits for weights. ese OTAs are reprogrammed in each
step. Here, for each OTA, we convert the signal-to-noise ratio (SNR) of OTA to bit precision using
the methods in [27] to represent dierent number of bits for feature maps. Compared to the 4-bit
designs, the 8-bit designs increase the bias current by 7.5×, and increase the transistor width by 4×
to increase the SNR of the circuit from 32.1 dB to 50.6 dB. us, the delay increases by 4.3× due to
the change of bias conditions and increase of transistor size (i.e., parasitic capacitance increases),
and the power increases by 7.5× as the bias current increases. e дm ’s of an OTA can be selected
to tradeo processing speed and power. Here, we use four OTAs with дm values 12uA/V , 24uA/V ,
48uA/V , and 96uA/V , to realize 4-bit templates (i.e., weights). In the 8-bit design, larger granularity
is used, and дm values are set to 0.75uA/V , 1.5uA/V , 3uA/V , 6uA/V , 12uA/V , 24uA/V , 48uA/V ,
and 96uA/V . We assume state-of-the-art ADC designs [60, 62] to estimate the delay and energy of
analog to digital conversion needed before the FC layer in the network in Fig. 2. We assume each
CeNN is associated with an ADC to convert analog data to digital representation.
We employ the same device model to benchmark analog memory arrays. We rst determine
the capacitance and size of pass transistors based on the methods in [7]. e capacitance is
Cmem = 55f F and the width of the transistor is 180 nm. We use a minimum length of 30 nm. en,
memory write time is determined by the resistance of pass transistorTpass and the capacitorCmem .
e memory read time is determined by the analog signal through the read buer. We use SPICE to
measure the delay of the analog memories. Per simulations, each memory write and read requires
124 ps and 253 ps , respectively.
To satisfy the precision requirements, we also study the robustness of our architecture by
evaluating the PVT condition with four corner cases (FF 80°C, SS -40°C, FS 27°C, SF 27°C). We
also apply a 5% variation on the supply voltage to study the impact to the OTA in the CeNN cell,
which is the essential computational element in our design. Since the дm of the OTAs in CeNN cell
represents the template values in the CeNN operations, we evaluated the дm variations in the OTA
design in these corner cases in the PVT condition study. We specically focus on the OTA with
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the largest дm value in our design, since the variation of that OTA will have the largest impact
on the multiplication results. Our simulation results show that in the worst corner case, the error
of the circuit still satises the precision requirements. Regarding parasitic capacitance, we have
not yet completed a layout of the architecture and cannot precisely model the impact of parasitic
capacitance. However, (1) parasitic capacitances within a cell are smaller than the cell capacitance
Ccell shown in Fig. 5(b), and (2) we assume a CeNN has only local connections with radius of 1
(i.e., to implement 3×3 kernels). us, we expect the interconnect parasitic capacitance to be small
as a given cell is only connected to its immediate neighbors.
6.2 Evaluation of the CeNN based architecture
We initially use the 4-bit CeNN design as an example to show how we evaluate the accuracy,
delay and energy of our CeNN architecture for performing CoNN computations. We use MNIST
as the benchmarking dataset, and both network in Fig. 2 and network in Fig. 3 with dierent
congurations (summarized in Table 1) are used for evaluation. 8-bit results are also presented
here.
We rst measure the energy and delay associated with each layer of a CeNN-friendly CoNN
for the 4-bit design. Table 3 summaries the delay and energy for each layer, for the networks in
Fig. 2 and Fig. 3. Per Table 3, the energy for each layer in the network in Fig. 3 decreases with
subsequent layers as data is down-sampled, and only a subset of cells in a CeNN are used for the
computation. However, delay remains constant (for each layer) as all computations in CeNN cells
occur in parallel. (e network in Fig. 3 has a higher latency than the network in Fig. 2 in the CeNN
components due to the fact that more layers are employed to properly downscale the image, i.e.,
more template operations are required.) We use the MATLAB framework to quantize the weights
and inputs to 4 bits in the inference stage, and classication accuracies for each design are shown
in Table 4. We nd that for all cases, the accuracy decreases about 2% for each design compared
with the 32-bit oating point design shown in Table 1, due to the reduced precision of input and
weights for our simple network.
We next consider the impact of the ADCs and the FC layer. e delay and energy for an ADC
can be approximated based on a 28 nm SAR ADCs design from [60]. e total time and energy
to port all analog data to the digital domain for the network in Fig. 2 are 166.7 ns and 3834 p J ,
respectively (using time multiplexing). For the FC layer, we rst use the uniform beyond-CMOS
benchmarking (BCB) methodology [45] to estimate the delay and energy for a full adder as well as
the register for storing temporary data during the computation. en, we estimate the delay of
multiplication and addition operations by counting the number of full adders in the critical path of
the multiplier and adder. e energy per operation is estimated by the summation of all full adder
operations and loading/storing data during computation. e energy and delay overhead due to
the interconnect parasitics is also taken into account by using the BCB methodology. Overall, the
delay and energy of the FC layer are 124.4 ns and 4041 p J , and they contribute 23% and 20% to the
total delay and energy per classication for the network in Fig. 2 (including ADCs), respectively.
ough the network in Fig. 3 (with no FC layer) requires additional layers to properly downscale
the image, the delay is still 19% lower than the network in Fig. 2. Additionally, the network in Fig. 3
requires 2.1× less energy per classication due to downsampling. However, the accuracy for the
network in Fig. 3 is 0.5% lower than that in Fig. 2.
To evaluate the impact of dierent approaches for pooling operations, as well as how non-linear
template operations impact energy, delay, and accuracy, we apply each design alternative to the
networks in Figs. 2 and 3. Results are summarized in Table 4. e numbers in parenthesis refer to
the comparison between the alternative approach with the baseline (i.e., the network in Figs. 2
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Table 3. Delay and energy for each CeNN layer
Network in Fig. 2 Network in Fig. 3
Layer Delay(ns ) Energy(p J ) Delay(ns ) Energy(p J )
Conv. 1 5.3 626 5.3 626
ReLU1 10.7 536 10.7 536
Pooling1 85.5 4290 85.5 3398
Conv. 2 42.8 2827 42.8 981
ReLU2 10.7 410 10.7 186
Pooling2 85.5 3277 85.5 1489
Conv. 3 - - 42.8 519
ReLU3 - - 10.7 115
Pooling3 - - 85.5 921
Conv. 4 - - 53.4 582
ADC + FC 291.1 7875 - -
Total 531.6 19841 432.9 9353
and 3 with maximum pooling and linear templates). By using average pooling, the delay/energy is
reduced by 1.4×/1.5× and 2.2×/2.1× for the networks in Figs. 2 and 3, respectively – as 16 CeNN
steps are reduced to 1 step. e accuracy is reduced by 0.8% for the network in Fig. 2 and 1.7%
for the network in Fig. 3, respectively. Designs with non-linear templates lead to reductions in
delay/energy of 1.5×/1.7× and 3.7×/2.8× for the networks in Figs. 2 and 3, respectively – as both
ReLU and pooling operations are reduced to a single step. However, the accuracy drops by 3.6%
and 4.5%, respectively, following the same trend as the oating point precision.
It is obvious that the accuracy drops for 4-bit designs (in Table 4) compared with 32-bit oating
point designs (in Table 1). Meanwhile, there is evidence that the 8-bit precision for many networks
usually do not sacrice accuracy compared with 32 bit oating point design, and are widely used in
the state-of-the-art training and inference engine [24]. erefore, we also evaluate accuracy, delay
and energy for our 8-bit CeNN design using the same method above to show the tradeos. In this
design, we use OTAs with an SNR equivalent to 8-bit precision. e weights are also set to 8 bits.
We use a dierent design [26] to evaluate ADC overhead to reect converting analog signals to
8-bit digital signals. e inputs and weights of the digital FC layer are also set to 8 bits. e results
are summarized in Table 5. As expected, the delay and energy both increase compared to the 4-bit
design by 2.0 - 4.2× and 3.8 - 7.5× depending on the specic designs, but the accuracy approaches
that of 32 bit oating point data. In this design, the delay and energy of network in Fig. 3 increase
more than that of the network in Fig. 2. e computations of the network in Fig. 3 is mostly in
the analog domain, while the computations in the network in Fig. 2 use both analog and digital
circuits. As the number of bit increases, the delay and energy for computations associated with
analog circuits increase generally faster than the delay and energy for computations associated
with digital circuits.
Table 4. Accuracy, delay and energy with 4-bit CeNN architecture design
Network in Fig. 2 Network in Fig. 3
Approach Accuracy Delay Energy Accuracy Delay Energy
Baseline 96.5% 532ns 19.8n J 96.0% 433ns 9.4n J
Average 95.7% 372ns 12.5n J 94.3% 192ns 4.4n J
Pooling (1.4x) (1.5x) (2.2x) (2.1x)
Nonlinear 92.9% 357ns 12.0n J 91.5% 116ns 3.4n J
operation (1.5x) (1.7x) (3.7x) (2.8x)
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Table 5. Accuracy, delay and energy with 8-bit CeNN architecture design
Network in Fig. 2 Network in Fig. 3
Approach Accuracy Delay Energy Accuracy Delay Energy
Baseline 98.0% 1442ns 104.9n J 97.8% 1828ns 56.6n J
Average pooling 97.5% 773ns 49.9n J 97.4% 819ns 23.0n J
Nonlinear operation 95.4% 710ns 46.2n J 94.2% 490ns 23.6n J
6.3 Comparison to other MNIST implementations
It now begs the question as to how our CeNN-based approach compares to other accelerator
architectures and algorithms that have been developed to address classication problems such as
MNIST. Since the computations in our designs are mostly performed in analog domain, we rst
compare our work with a recent logic-in-memory analog implementation that addresses the same
problem [5]. We compare the delay and energy of convolution layers here. As [5] only reports
the throughput and energy eciency for the rst two convolutional layers in LeNet-5, using 7-bit
inputs and 1-bit weights, we also use the throughput and energy eciency for convolution layers
in our baseline network design for fair comparison. e comparison results are shown in Table 6.
Our CeNN design demonstrates 10.3× EDP improvements than [5]. At the application-level, we
still obtain beer classication accuracy (96.5% v.s. 96%). However, since [5] does not include the
data for FC layer, they do not have the complete EDP data on MNIST. Hence, we do not include the
implementation in [5] the benchmarking plot (Fig. 7) to be discussed.
We next consider a state-of-the-art digital DNN engine presented in [59] with 28 nm technology
node for the MNIST dataset at iso-accuracy with our CeNN based design. We scale the design in
[59] from 28 nm to 32 nm for a fair comparison using the method described in [49]. e work in [59]
assumes a multilayer perception (MLP) network with 8-bit feature maps and weights, varying the
dierent network sizes. Among these dierent networks, we nd three implementations that match
the accuracy of our three designs. eir network sizes are 784×16×16×16×10, 784×32×32×32×10,
and 784×64×64×64×10, with accuracy of 95.41%, 97.0%, and 97.58%, respectively. Meanwhile, our
three designs are (i) network in Fig. 3, baseline with 4-bit precision (accuracy to be 96.03%), (ii)
network in Fig. 2, baseline with 4-bit precision, (96.5% accuracy) and (iii) network in Fig. 3, average
pooling with 8-bit precision (97.41% accuracy). We compare FOMs including energy and delay at
iso-accuracy for these designs.
From Table 7, we can nd that in our implementation, the EDP and energy eciency are 2.1 -
8.7× and 6 - 27× beer, respectively, than the DNN engine [59]. e 8-bit CeNN based design is not
Table 6. Detailed comparison to analog implementation [5] for MNIST dataset
Approach Precision of Precision of Eciency Energy Eciency Technology Accuracy
feature maps weights
CeNN based approach 4 bits 4 bits 251 GOPS 12.3 TOPS/W 32 nm 96.5%
Logic-in-memory analog circuit [5] 7 bits 1 bit 10.7 GOPS 28.1 TOPS/W 65 nm 96%
Table 7. Detailed comparison to DNN engine [59] for MNIST dataset
Comparison Approach Accuracy Bits Delay (ns) Energy (nJ) EDP (nJ-ns)
Comparison 1
CeNN – design 2, baseline 96.03% 4 372 9.0 4.6 × 103
DNN engine [59] 95.41% 8 1001 39.9 4.0 × 104
Comparison 2
CeNN – design 1, baseline 96.5% 4 532 19.8 1.1 × 104
DNN engine [59] 97.0% 8 1478 72.5 1.0 × 105
Comparison 3
CeNN – design 2, avg. pooling 97.80% 8 810 230 1.9 × 105
DNN engine [59] 97.58% 8 2692 145 3.9 × 105
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as ecient as the 4-bit design with respect to energy eciency – compared with the DNN engine
due to the fact that analog circuits have worse area/delay/energy compared with digital circuits
in higher precision. Here, our delay and energy data is based on simulations, while the data for
DNN engine is based on the measurement. erefore, some discrepancy may exist. However, in
general, with the CeNN approach, (i) high parallelism can be achieved in terms of multiplications
and additions in the CeNN-based architecture, (ii) the network exploits local analog memory for
fast processing, and (iii) accessing feature maps in the analog domain is faster than accessing the
digital weights in the digital domain. us, the weight stationary approach is used. at said,
once the weights are read from the SRAM (i.e., all the cells are congured), all the computations
associated with the weights are performed. e weights do not need to be read from SRAM again.
erefore, the total weight access time is minimized. Since there are still unused OTAs in our
design, it may be further optimized to reduce the delay and energy.
We also compare our work with a wider range of implementations, including custom ASIC
chips [8, 41, 50, 59], neural processing units [18], spiking neural networks [14, 28, 42], crossbar
implementations [57], and CPU/GPU-based solutions of the DropConnect approach [58] (the most
accurate approach for MNIST to date; data is measured via i7-5820K, 32GB DDR3 with Nvidia
Titan). Fig. 7 plots the EDP v.s. misclassication rate for all these approaches. In order to make a
fair comparison, we again scale all delay/energy data to the 32 nm technology node using the ITRS
data based on [49].
Note that the comparison is shown in the log scale, additional uncertainties (interconnects
parasitics, clocking, control circuits) should not change the overall trend shown in Fig. 7 as the EDP
of these elements would not be orders of magnitude larger [45]. Our approach has signicantly
lower EDP compared with other approaches with comparable classication accuracy. Among our
designs, higher EDPs are generally correlated with higher accuracy. We draw a Pareto frontier
line (the green line in Fig. 7 according to the product of misclassication rate and the EDP. In our
designs, several datapoints are on the Pareto frontier. Specically, for the 4-bit design, the network
in Fig. 3 with maximum pooling and linear templates, and the network in Fig. 3 with average
pooling and linear templates are on the Pareto frontier, while for the 8-bit design, the network
in Fig. 2 with average pooling linear templates are on the Pareto frontier in the plot. We should
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Fig. 7. Benchmarking results for CeNN-friendly CoNNs as well as other algorithms and architectures for the
MNIST digit classification problem.
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Table 8. Accuracy, delay and energy for dierent noise levels
Approach CeNN-friendly AlexNet CeNN-friendly AlexNet CeNN-friendly AlexNet
C96-C256-C384-C384-C256 C64-C128-C256-C256-C128 C64-C128-C128-C128-C64
Accuracy 83.9% 82.2% 80.8%
Delay (µs ) 311 106 47
Energy (µ J ) 497 169 75
add that the EDP values of some of the implementations [8, 41, 50, 59] in Fig. 7 are obtained from
actual measurements, while others are from simulation. erefore, some discrepancy may exist.
6.4 Evaluation of larger networks
In Sec. 6.3, we discussed a comprehensive comparison using the MNIST problem as the context.
However, networks for MNIST are relatively simple. In this subsection, we also compare our
CeNN design with other implementations that target larger networks, i.e., we compare with other
accelerators that solve the CIFAR-10 problem.
For the CIFAR-10 dataset, images with size 32×32 are used. we also use CeNNs with the same
size to enable parallel processing. e evaluation setup is the same as in Sec. 6.1. We use the
networks discussed in Sec. 4.3, and summarize our results in Table 8. Here, we use 4-bit design to
maximize the energy eciency, and the accuracy is close to 32 oating point accuracy (given in
Table 2).
We compare our approach with a large number of implementations available that solve the
CIFAR-10 problem. e benchmarking plot is shown in Fig. 8. e implementation include IBM
TrueNorth [14], Fourier transform approach [38], NPU [18], Eyeriss [8], a mixed-signal approach
[4] the CPU and GPU data reported in [44]. We also draw a Pareto frontier line based on the product
of misclassication rate and EDP of the data points collected in Fig. 8. From the plot, one of our
CeNN datapoint (C64-C128-C128-C128-C64) lands on the Pareto frontier.
We also make an iso-accuracy comparison with the NPU data point shown in the plot. We
selected a datapoint from our design with similar accuracy to the design in NPU. e detailed
comparison is shown in Table 9. Not only our accuracy of our CeNN design is 0.3% beer than
NPU approach, but also our design achieves 4.3× EDP compared with the NPU approach. Note
that the NPU data are also simulation results.
To articulate our evaluation, we also discuss the dierences between our work and other analog
accelerators – i.e., ISAAC [53] and RedEye [39] here. Our work diers from ISAAC and RedEye in
the following aspects.
(1) Dierent computation elements are used. ISAAC uses a crossbar architecture, where
multiplication and summation are carried out via analog voltage, conductance and current,
and signals are accumulated horizontally in the crossbar rows within the chip. RedEye
uses tunable capacitors as computation units. Our approach uses CeNN cells as the base
element, where multiplications and partial sum calculations are performed using OTAs
within each CeNN cell.
(2) Dierent dataows are used. ISAAC uses an in-memory computation architecture, where
memristors are used for both storing the weights and performing computation. In RedEye,
column-based computation elements are used, and data is passed vertically. In our CeNN
Table 9. Detailed comparison to NPU [18] for the CIFAR-10 dataset
Approach Technology node Accuracy Bits Delay (µs ) Energy (µ J ) EDP (µ J -µs )
CeNN based approach 32 nm 80.8% 4 47 75 3525
NPU [18] 32 nm 80.5% 8 485 32 15332
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Fig. 8. Benchmarking results for CeNN-friendly CoNNs as well as other algorithms and architectures for the
CIFAR-10 classification problem.
architecture, the memory and the computation units are separated. OTAs are used for
multiplication while analog memories are used to store intermediate results.
(3) e requirements on devices are dierent. In ISAAC, memristors are required to perform the
logic-in-memory computation. In RedEye, conventional CMOS is used for benchmarking.
While we also assume conventional CMOS for benchmarking activities in this paper, our
work is compatible with other emerging devices as well (e.g., many emerging devices have
been considered in the context of CeNN implementations per [48]).
6.5 Training with actual I-V characteristics
In Sec. 6.2, we show that by leveraging the 8-bit representation, the accuracy does not decrease
much compared with the 32-bit oating point representation. However, another source of error
comes from the actual I-V characteristics of an OTA. For example, in Fig. 9, when the dierence of
two inputs, (Vin+−Vin−), of the OTA is larger than 0.2V , the mismatch between the actual and ideal
I-V characteristics becomes more severe. is behavior could potentially decrease the accuracy.
To study the impact, we include the mismatch described above into the inference stage. We use
the actual I-V characteristics of an OTA obtained from SPICE simulation, and build a look-up table.
We then embed the table into the MATLAB based CeNN simulator in the inference stage. at
is, whenever an OTA operation is required, results for the OTA are read from the lookup table,
instead of by direct matrix multiplication. Simulations of the networks in Figs. 2 and 3 suggest that
by including the actual I-V characteristics in the network, the accuracy decreases from 98.1% and
96.5% to 96.8% and 95.8%, respectively.
However, this accuracy decrease can be largely compensated by leveraging the I-V characteristics
in the training stage. We use the same look-up table, and plug it into the forward path of the
training stage of the network in the TensorFlow framework. By considering the I-V characteristics
during training, the accuracy increases and become close to the ideal accuracy. e results are
summarized in Table 10. We can see that by using the actual I-V characteristics in the training
stage, the accuracy only decreases 0.2% when compared with the original network for the baseline
design for network in Fig. 2 and network in Fig. 3. is approach should be applicable for other
non-ideal circuit behaviors.
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Table 10. Classification accuracy for MNIST when actual I-V characteristics are included in training/inference
Network type Original network Inference with actual I-V Training & inference
with actual I-V
Network in Fig. 2, linear templates, max pooling 98.1% 96.5% 97.9%
Network in Fig. 3, linear templates, max pooling 97.8% 95.8% 97.6%
Whether individualized training might be needed is still an open question. However, existing
literature suggests that some PVT variations and noise in the circuit may not greatly impact appli-
cation level accuracy for both MOSFETs and emerging devices (e.g. see [39, 64]), thus individualized
training would not be needed. Researchers have also investigated on-chip training given device
variations (e.g., see [46, 63]), and reasonable application level accuracy results are indeed obtained.
Essentially, at present, there are no rm conclusions about whether individualized training will be
required. We will also study this in our future work.
7 CONCLUSIONS AND DISCUSSIONS
is paper presents a mixed-signal architecture for hardware implementation of convolutional
neural networks. e architecture is based on an analog CeNN realization. We demonstrate the
use of CeNN to realize dierent layers of CoNN, and the design of CeNN-friendly CoNNs. We
present tradeos for each CeNN based design, and compare our approaches with various other
existing accelerators to illustrate the benets for the MNIST and CIFAR-10 problem as case studies.
Our results show that the CeNN based approach can lead to superior performance while retaining
reasonable accuracy. Specically, 8.7× EDP for MNIST problem, and 4.3× EDP for CIFAR-10 problem
are obtained in iso-accuracy comparison, when comparing with state-of-the-art approaches.
Our architecture targets were originally/primarily for edge devices. Network sizes for edge
devices (e.g., MobileNet [20], SqueezeNet [21], etc.) are usually much smaller than AlexNet. us,
AlexNet for Cifar-10 dataset should be sucient to illustrate how our approach can be applied
to larger networks and how our approach compares other existing works. Furthermore, these
networks also only have kernel sizes 3x3 or 1x1, which are suitable for our CeNN computations.
We expect that the network model deployed in edge devices should be smaller than our CeNN
friendly AlexNet. us, our CeNN architecture should be able to process all tasks that could be
reasonably processed by IoT devices eciently. As future work, we will study other larger network
topologies to further ensure that reasonable classication accuracies could be obtained (i.e., when
compared to published work), and will also consider the CeNN approach with respect to metrics
such as energy and delay in the context of these networks.
Ideal
CMOS OTA
Fig. 9. Ideal I-V characteristics and actual characteristics for OTA design.
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